

MCP4921/4922

12-Bit DAC with SPITM Interface


Features

- 12-Bit Resolution
- ±0.2 LSB DNL (typ)
- ±2 LSB INL (typ)
- Single or Dual Channel
- · Rail-to-Rail Output
- SPI™ Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs w/LDAC
- Fast Settling Time of 4.5 μs
- · Selectable Unity or 2x Gain Output
- 450 kHz Multiplier Mode
- External V_{RFF} Input
- 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

Applications

- · Set Point or Offset Trimming
- · Sensor Calibration
- Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery-Powered)
- Motor Feedback Loop Control

Block Diagram



Description


The Microchip Technology Inc. MCP492X are 2.7 – 5.5V, low-power, low DNL, 12-Bit Digital-to-Analog Converters (DACs) with optional 2x buffered output and SPI interface.

The MCP492X are DACs that provide high accuracy and low noise performance for industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.

The MCP492X are available in the extended temperature range and PDIP, SOIC, MSOP and TSSOP packages.

The MCP492X devices utilize a resistive string architecture, with its inherent advantages of low DNL error, low ratio metric temperature coefficient and fast settling time. These devices are specified over the extended temperature range. The MCP492X include double-buffered inputs, allowing simultaneous updates using the LDAC pin. These devices also incorporate a Power-On Reset (POR) circuit to ensure reliable power-up.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| V _{DD} |
|---|
| All inputs and outputs w.r.t AV $_{\rm SS}$ –0.3V to $\rm V_{DD}$ +0.3V |
| Current at Input Pins±2 mA |
| Current at Supply Pins±50 mA |
| Current at Output Pins±25 mA |
| Storage temperature65°C to +150°C |
| Ambient temp. with power applied55°C to +125°C |
| ESD protection on all pins \geq 4 kV (HBM), \geq 400V (MM) |
| Maximum Junction Temperature (T _J)+150°C |

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

5V AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, output buffer gain (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND, $C_L = 100 \text{ pF } T_A = -40 \text{ to } +85^{\circ}\text{C}$. Typical values at $+25^{\circ}\text{C}$.

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|--|----------------------|-------|------------|-------------------------|----------|---|
| Power Requirements | | | | | | |
| Input Voltage | V_{DD} | 2.7 | _ | 5.5 | | |
| Input Current - MCP4921 - MCP4922 | I _{DD} | _ | 175 350 | 350 700 | μΑ | Input unbuffered, digital inputs grounded, output unloaded, code at 0x000 |
| Hardware Shutdown Current | I _{SHDN} | _ | 0.3 | 2 | μΑ | |
| Software Shutdown Current | I _{SHDN_SW} | _ | 3.3 | 6 | μΑ | |
| Power-on-Reset Threshold | V_{POR} | | 2.0 | _ | V | |
| DC Accuracy | | | | | | |
| Resolution | n | 12 | | _ | Bits | |
| INL Error | INL | -12 | 2 | 12 | LSB | |
| DNL | DNL | -0.75 | ±0.2 | +0.75 | LSB | Device is Monotonic |
| Offset Error | Vos | _ | ±0.02 | 1 | % of FSR | Code 0x000h |
| Offset Error Temperature | V _{OS} /°C | _ | 0.16 | _ | ppm/°C | -45°C to 25°C |
| Coefficient | | _ | -0.44 | _ | ppm/°C | +25°C to 85°C |
| Gain Error | ЯЕ | _ | -0.10 | 1 | % of FSR | Code 0xFFFh, not including offset error. |
| Gain Error Temperature Coefficient | Δ G/°C | _ | -3 | _ | ppm/°C | |
| Input Amplifier (V _{REF} Input) | | | | | | |
| Input Range - Buffered Mode | V_{REF} | 0.040 | _ | V _{DD} - 0.040 | V | Note 1 |
| Input Range - Unbuffered Mode | V_{REF} | 0 | _ | V_{DD} | V | Code = 2048 V _{REF} = 0.2v p-p, f = 100 Hz and 1 kHz |
| Input Impedance | R _{VREF} | _ | 165 | _ | kΩ | Unbuffered Mode |
| Input Capacitance - Unbuffered Mode | C_{VREF} | _ | 7 | _ | pF | |
| Multiplier Mode -3 dB Bandwidth | f _{VREF} | _ | 450 | _ | kHz | V_{REF} = 2.5V ±0.2Vp-p, Unbuffered, G = 1 |
| | f _{VREF} | _ | 400 | _ | kHz | V_{REF} = 2.5V ±0.2 Vp-p, Unbuffered, G = 2 |
| Multiplier Mode - Total Harmonic Distortion | THD _{VREF} | _ | -73 | _ | dB | $V_{REF} = 2.5V \pm 0.2Vp-p,$ Frequency = 1 kHz |

Note 1: By design, not production tested.

5V AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, output buffer gain (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND, $C_L = 100 \text{ pF T}_A = -40 \text{ to } +85^{\circ}\text{C}$. Typical values at $+25^{\circ}\text{C}$.

| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | | | |
|------------------------------|-----------------------|-----|---------------------------------------|-----|---------|---|--|--|--|--|--|
| Output Amplifier | | | | | | | | | | | |
| Output Swing | V _{OUT} | _ | 0.010 to V _{DD} -0.040 | _ | | Accuracy is better than 1 LSB for V _{OUT} = 10 mV to (V _{DD} – 40 mV) | | | | | |
| Phase Margin | θ m | _ | 66 | _ | degrees | | | | | | |
| Slew Rate | SR | _ | 0.55 | _ | V/µs | | | | | | |
| Short Circuit Current | I _{SC} | _ | 15 | 24 | mA | | | | | | |
| Settling Time | t _{settling} | _ | 4.5 | _ | μs | Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range | | | | | |
| Dynamic Performance | | | | | | | | | | | |
| DAC-to-DAC Crosstalk | | _ | 10 | _ | nV-s | Note 2 | | | | | |
| Major Code Transition Glitch | | _ | 45 | _ | nV-s | 1 LSB change around major carry (01111111 to 10000000) | | | | | |
| Digital Feedthrough | | _ | 10 | _ | nV-s | Note 2 | | | | | |
| Analog Crosstalk | | _ | 10 | _ | nV-s | Note 2 | | | | | |

Note 1: By design, not production tested.

2: Too small to quantify.

3V AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 3V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$ external, output buffer gain (G) = 1x, $R_{I} = 5 \text{ k}\Omega$ to GND, $C_{I} = 100 \text{ pF}$ $T_{\Delta} = -40 \text{ to} +85 ^{\circ}\text{C}$. Typical values at 25 $^{\circ}\text{C}$

| $R_L = 5 \text{ K}\Omega$ to GND, $C_L = 100 \text{ pF } I_A = -40 \text{ to } +85^{\circ}C$. Typical values at 25°C | | | | | | | | | | | |
|---|----------------------|-------|-------|------------------------|----------|---|--|--|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | | | |
| Power Requirements | | | | | | | | | | | |
| Input Voltage | V_{DD} | 2.7 | _ | 5.5 | | | | | | | |
| Input Current - MCP4921 | I _{DD} | _ | 125 | 250 | μΑ | Input unbuffered, digital inputs | | | | | |
| - MCP4922 | | _ | 250 | 500 | | grounded, output unloaded, code at 0x000 | | | | | |
| Hardware Shutdown Current | I _{SHDN} | _ | 0.25 | 2 | μΑ | | | | | | |
| Software Shutdown Current | I _{SHDN_SW} | _ | 2 | 6 | μΑ | | | | | | |
| Power-On Reset threshold | V_{POR} | _ | 2.0 | _ | V | | | | | | |
| DC Accuracy | | | | | | | | | | | |
| Resolution | n | 12 | _ | _ | Bits | | | | | | |
| INL Error | INL | -12 | ±3 | +12 | LSB | | | | | | |
| DNL | DNL | -0.75 | ±0.3 | +0.75 | LSB | Device is Monotonic | | | | | |
| Offset Error | Vos | _ | ±0.02 | 1 | % of FSR | Code 0x000h | | | | | |
| Offset Error Temperature | V _{OS} /°C | _ | 0.5 | _ | ppm/°C | -45°C to 25°C | | | | | |
| Coefficient | | _ | -0.77 | _ | ppm/°C | +25°C to 85°C | | | | | |
| Gain Error | 9 _E | _ | -0.15 | 1 | % of FSR | Code 0xFFFh, not including offset error. | | | | | |
| Gain Error Temperature Coefficient | Δ G/°C | _ | -3 | _ | ppm/°C | | | | | | |
| Input Amplifier (V _{REF} Input) | | | | | | | | | | | |
| Input Range - Buffered Mode | V _{REF} | 0.040 | _ | V _{DD} -0.040 | V | Note 1 | | | | | |
| Input Range - Unbuffered Mode | V_{REF} | 0 | _ | V_{DD} | V | Code = 2048, $V_{REF} = 0.2v p-p$, f = 100 Hz and 1 kH | | | | | |
| Input Impedance | R _{VREF} | _ | 165 | _ | kΩ | Unbuffered Mode | | | | | |

Note 1: By design, not production tested.

3V AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, V_{DD} = 3V, AV_{SS} = 0V, V_{REF} = 2.048V external, output buffer gain (G) = 1x, R_L = 5 k Ω to GND, C_L = 100 pF T_A = -40 to +85°C. Typical values at 25°C

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|--|-----------------------|-----|---------------------------------------|-----|---------|---|
| Input Capacitance – Unbuffered Mode | C _{VREF} | _ | 7 | _ | pF | |
| Multiplier Mode -3 dB Bandwidth | f _{VREF} | _ | 440 | _ | kHz | V_{REF} = 2.048V ±0.1 Vp-p, unbuffered, G = 1 |
| | f _{VREF} | _ | 390 | _ | kHz | $V_{REF} = 2.048V \pm 0.1 \text{ Vp-p, unbuffered,}$ G = 2 |
| Multiplier Mode – Total Harmonic Distortion | THD _{VREF} | _ | -73 | _ | dB | V _{REF} = 2.5V ±0.1 Vp-p, Frequency = 1 kHz |
| Output Amplifier | | | | | | |
| Output Swing | V _{OUT} | _ | 0.010 to V _{DD} -0.040 | _ | | Accuracy is better than 1 LSB for V _{OUT} = 10 mV to (V _{DD} – 40 mV) |
| Phase Margin | θ m | _ | 66 | _ | degrees | |
| Slew Rate | SR | _ | 0.55 | _ | V/µs | |
| Short Circuit Current | I _{SC} | _ | 14 | 24 | mA | |
| Settling Time | t _{settling} | _ | 4.5 | _ | μs | Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range |
| Dynamic Performance | | | | | | |
| DAC-to-DAC Crosstalk | | _ | 10 | _ | nV-s | Note 2 |
| Major Code Transition Glitch | | _ | 45 | _ | nV-s | 1 LSB change around major carry (01111111 to 1000000) |
| Digital Feedthrough | | _ | 10 | _ | nV-s | Note 2 |
| Analog Crosstalk | | | 10 | | nV-s | Note 2 |

Note 1: By design, not production tested.

2: Too small to quantify.

5V EXTENDED TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, output buffer gain (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND, $C_L = 100 \text{ pF}$. Typical values at +125°C by characterization or simulation.

| | | | _ | | | |
|---|----------------------|-----|-------|-----|----------|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions |
| Power Requirements | | | | | | |
| Input Voltage | V_{DD} | 2.7 | _ | 5.5 | | |
| Input Current - MCP4921 | I _{DD} | _ | 200 | _ | μΑ | Input unbuffered, digital inputs |
| - MCP4922 | | _ | 400 | _ | | grounded, output unloaded, code at 0x000 |
| Hardware Shutdown Current | I _{SHDN} | _ | 1.5 | _ | μΑ | |
| Software Shutdown Current | I _{SHDN_SW} | _ | 5 | _ | μΑ | |
| Power-On Reset threshold | V_{POR} | | 1.85 | _ | V | |
| DC Accuracy | | | | | | |
| Resolution | n | 12 | _ | _ | Bits | |
| INL Error | INL | _ | ±4 | _ | LSB | |
| DNL | DNL | _ | ±0.25 | _ | LSB | Device is Monotonic |
| Offset Error | Vos | _ | ±0.02 | _ | % of FSR | Code 0x000h |
| Offset Error Temperature Coefficient | V _{OS} /°C | | -5 | _ | ppm/°C | +25°C to +125°C |

Note 1: By design, not production tested.

5V EXTENDED TEMPERATURE SPECIFICATIONS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, output buffer gain (G) = 2x, $R_L = 5 \text{ k}\Omega$ to GND, $C_L = 100 \text{ pF}$. Typical values at +125°C by characterization or simulation.

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|---|-----------------------|-----|--|----------|----------|---|
| Gain Error | 9E | _ | -0.10 | _ | % of FSR | Code 0xFFFh, not including offset error |
| Gain Error Temperature Coefficient | ∆g/°c | _ | -3 | _ | ppm/°C | |
| Input Amplifier (V _{REF} Input) | | | | | | |
| Input Range - Buffered Mode | V _{REF} | _ | 0.040 to V _{DD} - 0.040 | _ | V | Note 1 Code = 2048, V _{REF} = 0.2v p-p, f = 100 Hz and 1 kHz |
| Input Range - Unbuffered Mode | V_{REF} | 0 | _ | V_{DD} | V | |
| Input Impedance | R _{VREF} | _ | 174 | _ | kΩ | Unbuffered Mode |
| Input Capacitance - Unbuffered Mode | C _{VREF} | _ | 7 | _ | pF | |
| Multiplying Mode -3 dB Bandwidth | f _{VREF} | _ | 450 | _ | kHz | V_{REF} = 2.5V ±0.1 Vp-p, Unbuffered, G=1 |
| | f _{VREF} | _ | 400 | _ | kHz | V_{REF} = 2.5V ±0.1 Vp-p, Unbuffered, G = 2 |
| Multiplying Mode - Total Harmonic Distortion | THD _{VREF} | _ | _ | _ | dB | V _{REF} = 2.5V ±0.1Vp-p, Frequency = 1 kHz |
| Output Amplifier | | | | | | • |
| Output Swing | V _{OUT} | _ | 0.010 to V _{DD} – 0.040 | _ | | Accuracy is better than 1 LSB for $V_{OUT} = 10$ mV to $(V_{DD} - 40$ mV) |
| Phase Margin | θ m | _ | 66 | _ | degrees | |
| Slew Rate | SR | _ | 0.55 | _ | V/µs | |
| Short Circuit Current | I _{SC} | _ | 17 | _ | mA | |
| Settling Time | t _{settling} | _ | 4.5 | _ | μs | Within 1/2 LSB of final value from 1/4 to 3/4 full-scale range |
| Dynamic Performance | | | | | | |
| DAC to DAC Crosstalk | | _ | 10 | _ | nV-s | Note 2 |
| Major Code Transition Glitch | | _ | 45 | _ | nV-s | 1 LSB change around major carry (01111111 to 10000000) |
| Digital Feedthrough | | _ | 10 | _ | nV-s | Note 2 |
| Analog Crosstalk | | | 10 | | nV-s | Note 2 |

Note 1: By design, not production tested.

AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)

Electrical Specifications: Unless otherwise indicated, V_{DD} = 2.7V – 5.5V, T_A = -40 to +125°C. Typical values are at +25°C.

| Typical values are at +23 G. | | | | | | | | | | |
|---|---------------------------------------|---------------------|----------------------|--------------------|-------|--|--|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | | |
| Schmitt Trigger High-Level Input Voltage (All digital input pins) | V _{IH} | 0.7 V _{DD} | _ | | V | | | | | |
| Schmitt Trigger Low-Level Input Voltage (All digital input pins) | V _{IL} | 1 | _ | 0.2 V _D | V | | | | | |
| Hysteresis of Schmitt Trigger Inputs | V _{HYS} | 1 | 0.05 V _{DD} | 1 | | | | | | |
| Input Leakage Current | I _{LEAKAGE} | -1 | _ | 1 | μΑ | $\overline{SHDN} = \overline{LDAC} = \overline{CS} = SDI = SCK + V_{REF} = V_{DD} \text{ or } AV_{SS}$ | | | | |
| Digital Pin Capacitance (All inputs/outputs) | C _{IN} , C _{OUT} | 1 | 10 | 1 | pF | $V_{DD} = 5.0V, T_A = +25^{\circ}C,$ $f_{cLK} = 1 \text{ MHz (Note 1)}$ | | | | |
| Clock Frequency | F _{CLK} | _ | _ | 20 | MHz | T _A = +25°C (Note 1) | | | | |
| Clock High Time | t _{HI} | 15 | _ | | ns | Note 1 | | | | |
| Clock Low Time | t _{LO} | 15 | _ | | ns | Note 1 | | | | |
| CS Fall to First Rising CLK Edge | t _{CSSR} | 40 | _ | 1 | ns | Applies only when \overline{CS} falls with CLK high. (Note 1) | | | | |
| Data Input Setup Time | t _{SU} | 15 | _ | | ns | Note 1 | | | | |
| Data Input Hold Time | t _{HD} | 10 | _ | | ns | Note 1 | | | | |
| SCK Rise to CS Rise Hold Time | t _{CHS} | 15 | _ | ı | ns | Note 1 | | | | |
| CS High Time | t _{CSH} | 15 | _ | _ | ns | Note 1 | | | | |
| LDAC Pulse Width | t _{LD} | 100 | _ | | ns | Note 1 | | | | |
| LDAC Setup Time | t _{LS} | 40 | _ | _ | ns | Note 1 | | | | |
| SCK Idle Time before $\overline{\text{CS}}$ Fall | t _{IDLE} | 40 | _ | _ | ns | Note 1 | | | | |

Note 1: By design and characterization, not production tested.




FIGURE 1-1: SPI™ Input Timing.

TEMPERATURE CHARACTERISTICS

| Electrical Specifications: Unless otherwise indicated, $V_{DD} = +2.7V$ to $+5.5V$, $AV_{SS} = GND$. | | | | | | | | | | | |
|---|----------------|-----|-----|------|-------|------------|--|--|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | | | |
| Temperature Ranges | | | | | | | | | | | |
| Specified Temperature Range | T _A | -40 | _ | +125 | °C | | | | | | |
| Operating Temperature Range | T _A | -40 | _ | +125 | °C | Note 1 | | | | | |
| Storage Temperature Range | T _A | -65 | _ | +150 | °C | | | | | | |
| Thermal Package Resistances | | | | | | | | | | | |
| Thermal Resistance, 8L-PDIP | θ_{JA} | _ | 85 | _ | °C/W | | | | | | |
| Thermal Resistance, 8L-SOIC | θ_{JA} | _ | 163 | _ | °C/W | | | | | | |
| Thermal Resistance, 8L-MSOP | θ_{JA} | _ | 206 | _ | °C/W | | | | | | |
| Thermal Resistance, 14L-PDIP | θ_{JA} | _ | 70 | _ | °C/W | | | | | | |
| Thermal Resistance, 14L-SOIC | θ_{JA} | _ | 120 | _ | °C/W | | | | | | |
| Thermal Resistance, 14L-TSSOP | θ_{JA} | _ | 100 | _ | °C/W | | | | | | |

Note 1: The MCP492X family of DACs operate over this extended temperature range, but with reduced performance. Operation in this range must not cause T_J to exceed the Maximum Junction Temperature of 150°C.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

 $\textbf{Note:} \ \ \textbf{Unless otherwise indicated}, \ T_{A} = +25 ^{\circ} \text{C}, \ V_{DD} = 5 \text{V}, \ AV_{SS} = 0 \text{V}, \ V_{REF} = 2.048 \text{V}, \ Gain = 2, \ R_{L} = 5 \text{ k}\Omega, \ C_{L} = 100 \text{ pF}.$




FIGURE 2-1: DNL vs. Code.




FIGURE 2-2: DNL vs. Code and Ambient Temperature.




FIGURE 2-3: DNL vs. Code and V_{REF} Gain=1.




FIGURE 2-4: Absolute DNL vs. Ambient Temperature.




FIGURE 2-5: Absolute DNL vs. Voltage Reference.

 $\textbf{Note:} \ \ \text{Unless otherwise indicated,} \ \ T_{A} = +25 ^{\circ}\text{C}, \ \ V_{DD} = 5 \text{V} \ , \ \ AV_{SS} = 0 \text{V}, \ \ V_{REF} = 2.048 \text{V}, \ Gain = 2, \ R_{L} = 5 \ \text{k}\Omega, \ C_{L} = 100 \ \text{pF.} \ \ \text{C} = 100 \ \text{pF.$




FIGURE 2-6: INL vs. Code and Ambient Temperature.




FIGURE 2-7: Absolute INL vs. Ambient Temperature.




FIGURE 2-8: Absolute INL vs. V_{REF}




FIGURE 2-9: INL vs. Code and V_{REF}




FIGURE 2-10: INL vs. Code.

Note: Single device graph (Figure 2-10) for illustration of 64 code effect.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 5$ V, $AV_{SS} = 0$ V, $V_{REF} = 2.048$ V, Gain = 2.




FIGURE 2-11: MCP4921 I_{DD} vs. Ambient Temperature and V_{DD} .




FIGURE 2-12: MCP4921 I_{DD} Histogram $(V_{DD} = 2.7V)$.




FIGURE 2-13: MCP4921 I_{DD} Histogram $(V_{DD} = 5.0V)$.




FIGURE 2-14: MCP4922 I_{DD} vs. Ambient Temperature and V_{DD} .




FIGURE 2-15: MCP4922 I_{DD} Histogram $(V_{DD} = 2.7V)$.




FIGURE 2-16: MCP4922 I_{DD} Histogram $(V_{DD} = 5.0V)$.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2, $R_L = 5$ k Ω , $C_L = 100$ pF.




FIGURE 2-17: Hardware Shutdown Current vs. Ambient Temperature and V_{DD} .




FIGURE 2-18: Software Shutdown Current vs. Ambient Temperature and V_{DD} .




FIGURE 2-19: Offset Error vs. Ambient Temperature and V_{DD} .




FIGURE 2-20: Gain Error vs. Ambient Temperature and V_{DD} .




FIGURE 2-21: V_{IN} High Threshold vs Ambient Temperature and V_{DD} .




FIGURE 2-22: V_{IN} Low Threshold vs Ambient Temperature and V_{DD} .

 $\textbf{Note:} \ \ \textbf{Unless otherwise indicated,} \ \ \textbf{T}_{A} = +25 ^{\circ} \text{C}, \ \textbf{V}_{DD} = 5 \text{V}, \ \textbf{AV}_{SS} = 0 \text{V}, \ \textbf{V}_{REF} = 2.048 \text{V}, \ \textbf{Gain} = 2, \ \textbf{R}_{L} = 5 \ \textbf{k}\Omega, \ \textbf{C}_{L} = 100 \ \text{pF}.$




FIGURE 2-23: Input Hysteresis vs. Ambient Temperature and V_{DD} .




FIGURE 2-24: V_{REF} Input Impedance vs. Ambient Temperature and V_{DD} .




FIGURE 2-25: V_{OUT} High Limit vs. Ambient Temperature and V_{DD} .




FIGURE 2-26: V_{OUT} Low Limit vs. Ambient Temperature and V_{DD} .




FIGURE 2-27: I_{OUT} High Short vs. Ambient Temperature and V_{DD} .




FIGURE 2-28: I_{OUT} vs V_{OUT} . Gain = 1.

Note: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 5V$, $AV_{SS} = 0V$, $V_{REF} = 2.048V$, Gain = 2, $R_L = 5$ k Ω , $C_L = 100$ pF.




FIGURE 2-29: V_{OUT} Rise Time 100%.




FIGURE 2-30: V_{OUT} Fall Time.




FIGURE 2-31: V_{OUT} Rise Time 50%.




FIGURE 2-32: V_{OUT} Rise Time 25% - 75%




FIGURE 2-33: V_{OUT} Rise Time Exit Shutdown.




FIGURE 2-34: PSRR vs. Frequency.

MCP4921/4922

 $\textbf{Note:} \ \ \text{Unless otherwise indicated,} \ \ T_{A} = +25^{\circ}C, \ V_{DD} = 5V \ , \ AV_{SS} = 0V, \ V_{REF} = 2.50V, \ Gain = 2, \ R_{L} = 5 \ k\Omega, \ C_{L} = 100 \ pF.$




FIGURE 2-35:

Multiplier Mode Bandwidth.





FIGURE 2-37:

Phase Shift.






FIGURE 2-36:

-3 db Bandwidth vs. Worst

Codes.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| MCP4921 Pin No. | MCP4922 Pin No. | Symbol | Function |
|--------------------|--------------------|-------------------|---|
| 1 | 1 | V_{DD} | Positive Power Supply Input (2.7V to 5.5V) |
| _ | 2 | NC | No Connection |
| 2 | 3 | CS | Chip Select Input |
| 3 | 4 | SCK | Serial Clock Input |
| 4 | 5 | SDI | Serial Data Input |
| _ | 6 | NC | No Connection |
| _ | 7 | NC | No Connection |
| 5 | 8 | LDAC | Syncronization input used to transfer DAC settings from serial latches to the output latches. |
| _ | 9 | SHDN | Hardware Shutdown Input |
| _ | 10 | V _{OUTB} | DAC _B Output |
| _ | 11 | V _{REFB} | DAC _B Voltage Input (AV _{SS} to V _{DD}) |
| 7 | 12 | AV _{SS} | Analog ground |
| 6 | 13 | V _{REFA} | DAC _A Voltage Input (AV _{SS} to V _{DD}) |
| 8 | 14 | V _{OUTA} | DAC _A Output |

3.1 Positive Power Supply Input (V_{DD})

 V_{DD} is the positive power supply input. The input power supply is relative to AV_{SS} and can range from 2.7V to 5.5V. A decoupling capacitor on V_{DD} is recommended to achieve maximum performance.

3.2 Chip Select (CS)

CS is the chip select input, which requires an active-low signal to enable serial clock and data functions.

3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input.

3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input.

3.5 Latch DAC Input (LDAC)

LDAC (the latch DAC syncronization input) transfers the input latch registers to the DAC registers (output latches) when low. Can also be tied low if transfer on the rising edge of \overline{CS} is desired.

3.6 Hardware Shutdown Input (SHDN)

SHDN is the hardware shutdown input that requires an active-low input signal to configure the DACs in their low-power Standby mode.

3.7 DAC_x Outputs (V_{OUTA}, V_{OUTB})

 $\rm V_{OUTA}$ and $\rm V_{OUTB}$ are DAC outputs. The DAC output amplifier drives these pins with a range of AV_{SS} to V_{DD}.

3.8 DAC_X Voltage Reference Inputs (V_{REFA}, V_{REFB})

 V_{REFA} and V_{REFB} are DAC voltage reference inputs. The analog signal on these pins is utilized to set the reference voltage on the string DAC. The input signal can range from AV_{SS} to V_{DD} .

3.9 Analog Ground (AV_{SS})

AV_{SS} is the analog ground pin.

4.0 GENERAL OVERVIEW

The MCP492X devices are voltage output string DACs. These devices include input amplifiers, rail-to-rail output amplifiers, reference buffers, shutdown and resetmanagement circuitry. Serial communication conforms to the SPI protocol. The MCP492X operates from 2.7V to 5.5V supplies.

The coding of these devices is straight binary and the ideal output voltage is given by Equation 4-1, where G is the selected gain (1x or 2x), D_N represents the digital input value and n represents the number of bits of resolution (n = 12).

EQUATION 4-1: LSB SIZE

$$V_{OUT} = \frac{V_{REF}GD_N}{2^n}$$

1 LSB is the ideal voltage difference between two successive codes. Table 4-1 illustrates how to calculate LSB.

TABLE 4-1: LSB SIZES

| Device | V _{REF} , GAIN | LSB SIZE |
|---------|--------------------------------|--------------------------|
| MCP492X | External V _{REF} , 1x | V _{REF} /4096 |
| MCP492X | External V _{REF} , 2x | 2 V _{REF} /4096 |

4.0.1 INL ACCURACY

INL error for these devices is the maximum deviation between an actual code transition point and its corresponding ideal transition point once offset and gain errors have been removed. These endpoints are from 0x000 to 0xFFF. Refer to Figure 4-1.

Positive INL means transition(s) later than ideal. Negative INL means transition(s) earlier than ideal.




FIGURE 4-1: INL Accuracy.

4.0.2 DNL ACCURACY

DNL error is the measure of variations in code widths from the ideal code width. A DNL error of zero would imply that every code is exactly 1 LSB wide.




FIGURE 4-2: DNL Accuracy.

4.0.3 OFFSET ERROR

Offset error is the deviation from zero voltage output when the digital input code is zero.

4.0.4 GAIN ERROR

Gain error is the deviation from the ideal output, V_{REF} – 1 LSB, excluding the effects of offset error.

4.1 Circuit Descriptions

4.1.1 OUTPUT AMPLIFIERS

The DACs' outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to **Section 1.0** "**Electrical Characteristics**" for range and load conditions.

In addition to resistive load driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifiers' strong outputs allow V_{OUT} to be used as a programmable voltage reference in a system.

Selecting a gain of 2 reduces the bandwidth of the amplifier in Multiplying mode. Refer to **Section 1.0** "**Electrical Characteristics**" for the Multiplying mode bandwidth for given load conditions.

4.1.1.1 Programmable Gain Block

The rail-to-rail output amplifier has configurable gain allowing optimal full-scale outputs for differing voltage reference inputs. The output amplifier gain has two selections, a gain of 1 V/V $(\overline{GA} = 1)$ or a gain of 2 V/V $(\overline{GA} = 0)$.

The output range is ideally 0.000V to 4095/4096 * V_{REF} when G = 1, and 0.000 to 4095/4096 * V_{REF} when G = 2. The default value for this bit is a gain of 2, yielding an ideal full-scale output of 0.000V to 4.096V when utilizing a 2.048V V_{REF} . Note that the near rail-to-rail CMOS output buffer's ability to approach AV_{SS} and V_{DD} establish practical range limitations. The output swing specification in **Section 1.0** "Electrical Characteristics" defines the range for a given load condition.

4.1.2 VOLTAGE REFERENCE AMPLIFIERS

The input buffer amplifiers for the MCP492X devices provide low offset voltage and low noise. A configuration bit for each DAC allows the V_{REF} input to bypass the input buffer amplifiers, achieving a Buffered or Unbuffered mode. The default value for this bit is unbuffered. Buffered mode provides a very high input impedance, with only minor limitations on the input range and frequency response. Unbuffered mode provides a wide input range (0V to V_{DD}), with a typical input impedance of 165 k Ω w/7 pF.

4.1.3 POWER-ON RESET CIRCUIT

The Power-On Reset (POR) circuit ensures that the DACs power-up with $\overline{SHDN} = 0$ (high-impedance). The devices will continue to have a high-impedance output until a valid write command is performed to either of the DAC registers and the \overline{LDAC} pin meets the input low threshold.

If the power supply voltage is less than the POR threshold ($V_{POR} = 2.0V$, typical), the DACs will be held in their reset state. They will remain in that state until $V_{DD} > V_{POR}$ and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1 μ F decoupling capacitor mounted as close as possible to the V_{DD} pin provides additional transient immunity.




FIGURE 4-3: Typical Transient Response.

4.1.4 SHUTDOWN MODE

Shutdown mode can be entered by using either hardware or software commands. The hardware pin (SHDN) is only available on the MCP4922. During Shutdown mode, the supply current is isolated from most of the internal circuitry. The serial interface remains active, thus allowing a write command to bring the device out of Shutdown mode. When the output amplifiers are shut down, the feedback resistance (typically 500 $k\Omega$) produces a high-impedance path to AV_{SS} . The device will remain in Shutdown mode until the SHDN pin is brought high and a write command with $\overline{SD} = 1$ is latched into the device. When a DAC is changed from Shutdown to Active mode, the output settling time takes $< 10 \,\mu s$, but greater than the standard Active mode settling time $(4.5 \mu s)$.

5.0 SERIAL INTERFACE

5.1 Overview

The MCP492X family is designed to interface directly with the Serial Peripheral Interface (SPI) port, available on many microcontrollers, and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional and, thus, data cannot be read out of the MCP492X. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 details the input registers used to configure and load the DACA and DACB registers. Refer to Figure 1-1 and Section 1.0 "Electrical Characteristics" AC Electrical Characteristics table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

5.2 Write Command

The write command is initiated by driving the $\overline{\text{CS}}$ pin low, followed by clocking the four configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The $\overline{\text{CS}}$ pin is then raised, causing the data to be latched into the selected DAC's input registers. The MCP492X utilizes a double-buffered latch structure to allow both DAC_A's and DAC_B's outputs to be syncronized with the $\overline{\text{LDAC}}$ pin, if desired. Upon the $\overline{\text{LDAC}}$ pin achieving a low state, the values held in the DAC's input registers are transferred into the DACs' output registers. The outputs will transition to the value and held in the DAC_X register.

All writes to the MCP492X are 16-bit words. Any clocks past 16 will be ignored. The most significant four bits are configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with \overline{CS} high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of \overline{CS} occurs prior, shifting of data into the input registers will be aborted.

REGISTER 5-1: WRITE COMMAND REGISTER

| Upper Half | : | | | | | | |
|------------|-----|-----|------|-----|-----|-----|-------|
| W-x | W-x | W-x | W-0 | W-x | W-x | W-x | W-x |
| Ā/B | BUF | GA | SHDN | D11 | D10 | D9 | D8 |
| bit 15 | | | | | | | bit 8 |

| Lower Half | : | | | | | | |
|------------|-----|-----|-----|-----|-----|-----|-------|
| W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| bit 7 | | | | | | | bit 0 |

bit 15 $\overline{A/B}$: DAC_A or DAC_B Select bit

 $1 = Write to DAC_B$ $0 = Write to DAC_A$

bit 14 **BUF:** V_{REF} Input Buffer Control bit

1 = Buffered0 = Unbuffered

bit 13 GA: Output Gain Select bit

 $1 = 1x (V_{OUT} = V_{REF} * D/4096)$ $0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)$

bit 12 SHDN: Output Power Down Control bit

1 = Output Power Down Control bit

0 = Output buffer disabled, Output is high impedance

bit 11-0 D11:D0: DAC Data bits

12 bit number "D" which sets the output value. Contains a value between 0 and 4095.

| Legend | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | 1 = bit is set | 0 = bit is cleared | x = bit is unknown | | | |




FIGURE 5-1: Write Command.

6.0 TYPICAL APPLICATIONS

Note: At the time of this data sheet's release, circuit examples had not completed testing. Your results may vary.

The MCP492X devices are general purpose DACs intended to be used in applications where a precision, low-power DAC with moderate bandwidth is required.

Applications generally suited for the MCP492X devices include:

- · Set Point or Offset Trimming
- · Sensor Calibration
- · Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery Powered)
- Motor Feedback Loop Control

6.1 Digital Interface

The MCP492X utilizes a 3-wire syncronous serial protocol to transfer the DACs' setup and output values from the digital source. The serial protocol can be interfaced to SPI™ or Microwire peripherals common on microcontrollers, including Microchip's PICmicro® MCUs & dsPICTM DSC family of microcontrollers. In addition to the three serial connections (CS, SCK and SDI), the LDAC signal syncronizes when the serial settings are latched into the DAC's output from the serial input latch. Figure 6-1 illustrates the required connections. Note that LDAC is active-low. If desired, this input can be tied low to reduce the required connections from 4 to 3. Write commands will be latched directly into the output latch when a valid 16 clock transmission has been received and CS has been raised.

6.2 Power Supply Considerations

The typical application will require a by-pass capacitor in order to filter high-frequency noise. The noise can be induced onto the power supply's traces or as a result of changes on the DAC's output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 6-1 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1 μ F. This capacitor should be placed as close to the device power pin (V_{DD}) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, AV_{DD} and AV_{SS} should reside on the analog plane.




FIGURE 6-1: Typical Connection Diagram.

6.3 Layout Considerations

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP492X's performance. Careful board layout will minimize these effects and increase the signal-to-noise ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.

6.4 Single-Supply Operation

The MCP492X is a rail-to-rail (R-R) input and output DAC designed to operate with a V_{DD} range of 2.7V to 5.5V. Its output amplifier is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of an external buffer for most applications.


6.4.1 DC SET POINT OR CALIBRATION

A common application for a DAC with the MCP492X's performance is digitally-controlled set points and/or calibration of variable parameters, such as sensor offset or slope. 12-bit resolution provides 4096 output steps. If a 4.096V $V_{\rm REF}$ is provided, an LSB would represent 1 mV of resolution. If a smaller output step size is desired, the output range would need to be reduced.

6.4.1.1 Decreasing The Output Step Size

If the output range is reduced relative to AVSS, simply reducing $V_{\mbox{\scriptsize REF}}$ will reduce the magnitude of each output step. If the application is calibrating the threshold of a diode, transistor or resistor tied to AV_{SS} or V_{REF}, a theshold range of 0.8V may be desired to provide 200 µV resolution. Two common methods to achieve a 0.8V range is to either reduce V_{REF} to 0.82V or use a voltage divider on the DAC's output. If a V_{REF} is available with the desired output value, using that V_{REF} is an option. Occasionally, when using a low-voltage V_{RFF}, the noise floor causes SNR error that is intolerable. The voltage divider method provides some advantages when V_{REF} needs to be very low or when the desired output voltage is not available. In this case, a larger value V_{REF} is used while two resistors scale the output range down to the precise desired level. Using a common V_{RFF} output has availability and cost advantages. Example 6-1 illustrates this concept. Note that the voltage divider can be connected to AVSS or VREF, depending on the application's requirements.

The MCP492X's low, ±0.75 (max.) DNL performance is critical to meeting calibration accuracy in production.




EXAMPLE 6-1: Set Point or Threshold Calibration.

6.4.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, rarely does the sensor utilize the entire output range of the DAC. If the LSB size is adequate to meet the application's accuracy needs, then the resolution is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near V_{REF} or AV_{SS} , then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Example 6-2 and Example 6-4 illustrates this concept.

The MCP492X's low, ±0.75 (max.) DNL performance is critical to meet calibration accuracy in production.




EXAMPLE 6-2: Single-Supply "Window" DAC.

6.5 Bipolar Operation

Bipolar operation is achievable using the MCP492X by using an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Example 6-3 illustrates a simple bipolar voltage source configuration. R_1 and R_2 allow the gain to be selected, while R_3 and R_4 shift the DAC's output to a selected offset. Note that R4 can be tied to V_{REF} , instead of AV_{SS} , if a higher offset is desired. Note that a pull-up to V_{REF} could be used, instead of R_4 , if a higher offset is desired.



EXAMPLE 6-3: Digitally-Controlled Bipolar Voltage Source.

6.5.1 DESIGN A BIPOLAR DAC USING EXAMPLE 6-3

An output step magnitude of 1 mV with an output range of ±2.05V is desired for a particular application.

- 1. Calculate the range: +2.05V (-2.05V) = 4.1V.
- Calculate the resolution needed: 4.1V/1 mV = 4100
 Since 2¹² = 4096, 12-bit resolution is desired.
- 3. The amplifier gain (R_2/R_1) , multiplied by V_{REF} , must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values (R_1+R_2) , the V_{REF} source needs to be determined first. If a V_{REF} of 4.1V is used, solve for the gain by setting the DAC to 0, knowing that the output needs to be -2.05V. The equation can be simplified to:

$$\frac{-R_2}{R_I} = \frac{-2.05}{V_{REF}} = \frac{-2.05}{4.1} \qquad \frac{R_2}{R_I} = \frac{1}{2}$$

If $R_1 = 20 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$, the gain will be 0.5.

 Next, solve for R₃ and R₄ by setting the DAC to 4096, knowing that the output needs to be +2.05V.

$$\frac{R_4}{(R_3+R_4)} = \frac{2.05V + 0.5V_{REF}}{1.5V_{REF}} = \frac{2}{3}$$


If $R_4 = 20 \text{ k}\Omega$, then $R_3 = 10 \text{ k}\Omega$

6.6 Selectable Gain and Offset Bipolar Voltage Output Using A Dual DAC

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the MCP4922 to achieve this in a bipolar or single-supply application.

This circuit is typically used in Multiplier mode and is ideal for linearizing a sensor whose slope and offset varies. Refer to **Section 6.9 "Using Multiplier Mode"** for more information on Multiplier mode.

The equation to design a bipolar "window" DAC would be utilized if R₃, R₄ and R₅ are populated.




EXAMPLE 6-4: Bipolar Voltage Source With Selectable Gain and Offset.

6.7 Designing A Double-Precision DAC Using A Dual DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution from a dual 12-bit DAC. This design is simply a voltage divider with a buffered output.

As an example, if a similar application to the one developed in **Section 6.5.1 "Design a bipolar dac using Example 6-3"** required a resolution of 1 μ V instead of 1 mV and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

- Calculate the resolution needed: 4.1V/1uV = 4.1e06. Since 2²² = 4.2e06, 22-bit resolution is desired. Since DNL = ±0.75 LSB, this design can be attempted with the MCP492X.
- 2. Since DAC_B's V_{OUTB} has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1 μ V target. Dividing V_{OUTA} by 1000 would allow the application to compensate for DAC_B's DNL error.
- 3. If R_2 is 100 Ω , then R_1 needs to be 100 k Ω .
- 4. The resulting transfer function is not perfectly linear, as shown in the equation of Example 6-5.




EXAMPLE 6-5: Simple, Double-Precision DAC.

6.8 Building A Programmable Current Source

Example 6-6 illustrates a variation on a voltage follower design where a sense resistor is used to convert the DAC's voltage output into a digitally-selectable current source.

Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller R_{sense} is, the less power dissipated across it. However, this also reduces the resolution that the current can be controlled with. The voltage divider, or "window", DAC configuration would allow the range to be reduced, thus increasing resolution around the range of interest. When working with very small sensor voltages, plan on eliminating the amplifier's offset error by storing the DAC's setting under known sensor conditions.



EXAMPLE 6-6: Digitally-Controlled Current Source.


6.9 Using Multiplier Mode

The MCP492X is ideally suited for use as a multiplier/divider in a signal chain. Common applications include: precision programmable gain/attenuator amplifiers and loop controls (motor feedback). The wide input range $(0V-V_{DD})$ is an Unbuffered mode and near R-R range in Buffered mode: the > 400 kHz bandwidth, selectible 1x/2x gain and its low power consumption give maximum flexibility to meet the application's needs.

To configure the MCP492X in Multiplier mode, connect the input signal to V_{REF} and serially configure the DAC's input buffer, gain and output value. The DAC's output can utilize any of Examples 6-1 to 6-6, depending on the application requirements. Example 6-7 is an illustration of how the DAC can operate in a motor control feedback loop.

If the Gain Select bit is configured for 1x mode $(\overline{GA}=1)$, the resulting input signal will be attenuated by D/4096. If the Gain Select bit is configured for 2x mode $(\overline{GA}=0)$, codes < 2048 attenuate the signal, while codes > 2048 gain the signal. $V_{OUT}=V_{IN}$ (D/2048).

A 12-bit DAC provides significantly more gain/attenuation resolution when compared to typical Programmable Gain Amplifiers. Adding an op amp to buffer the output, as illustrated in Examples 6-2 to 6-6, extends the output range and power to meet the precise needs of the application.



EXAMPLE 6-7: Multiplier Mode.

7.0 DEVELOPMENT SUPPORT

7.1 Evaluation & Demonstration Boards


The Mixed Signal PICtailTM Board supports the MCP492X family of devices. Please refer to www.microchip.com for further information on this products capabilities and availability.

7.2 Application Notes and Tech Briefs

Application notes illustrating the performace and implementation of the MCP492X are planned but currently not released. Please refer to www.microchip.com for further information.

8.0 PACKAGING INFORMATION

8.1 **Package Marking Information**



Legend: XX...X Customer specific information* ΥY Year code (last 2 digits of calendar year)

WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters

for customer specific information.


4921E 412256

MCP4921

E/P256 **1**0412


Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

Package Marking Information (Continued)







14-Lead SOIC (150 mil) (MCP4922)




14-Lead TSSOP (MCP4922)



Example:




Example:



Example:



8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



| | Units | INCHES | | | MILLIMETERS* | | |
|--------------------------|-------|------------------|----------|----------|--------------|----------|------|
| Dimension Lim | its | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | р | | .026 BSC | | | 0.65 BSC | |
| Overall Height | Α | - | - | .043 | - | - | 1.10 |
| Molded Package Thickness | A2 | .030 | .033 | .037 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | .000 | - | .006 | 0.00 | - | 0.15 |
| Overall Width | E | .193 TYP. | | 4.90 BSC | | | |
| Molded Package Width | E1 | | .118 BSC | | 3.00 BSC | | |
| Overall Length | D | | .118 BSC | | 3.00 BSC | | |
| Foot Length | L | .016 | .024 | .031 | 0.40 | 0.60 | 0.80 |
| Footprint (Reference) | F | | .037 REF | | 0.95 REF | | |
| Foot Angle | ф | 0° | - | 8° | 0° | - | 8° |
| Lead Thickness | С | .003 | .006 | .009 | 0.08 | - | 0.23 |
| Lead Width | В | .009 | .012 | .016 | 0.22 | - | 0.40 |
| Mold Draft Angle Top | α | 5 ⁵ ° | - | 15° | 5° | - | 15° |
| Mold Draft Angle Bottom | β | 5 ^{5°} | - | 15° | 5° | - | 15° |

^{*}Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




| | Units | | | INCHES* | | | MILLIMETERS | | |
|----------------------------|--------|------|------|---------|------|------|-------------|--|--|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Number of Pins | n | | 8 | | | 8 | | | |
| Pitch | р | | .100 | | | 2.54 | | | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 | | |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 | | |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | | |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 | | |
| Overall Length | D | .360 | .373 | .385 | 9.14 | 9.46 | 9.78 | | |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 | | |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 | | |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 | | |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 | | |
| Overall Row Spacing § | eВ | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 | | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | | |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 | | |

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)




| | Units | INCHES* | | MILLIMETERS | | | |
|--------------------------|--------|---------|------|-------------|------|------|------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .053 | .061 | .069 | 1.35 | 1.55 | 1.75 |
| Molded Package Thickness | A2 | .052 | .056 | .061 | 1.32 | 1.42 | 1.55 |
| Standoff § | A1 | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Overall Width | Е | .228 | .237 | .244 | 5.79 | 6.02 | 6.20 |
| Molded Package Width | E1 | .146 | .154 | .157 | 3.71 | 3.91 | 3.99 |
| Overall Length | D | .189 | .193 | .197 | 4.80 | 4.90 | 5.00 |
| Chamfer Distance | h | .010 | .015 | .020 | 0.25 | 0.38 | 0.51 |
| Foot Length | L | .019 | .025 | .030 | 0.48 | 0.62 | 0.76 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .008 | .009 | .010 | 0.20 | 0.23 | 0.25 |
| Lead Width | В | .013 | .017 | .020 | 0.33 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




| | Units | | | INCHES* | | | MILLIMETERS | | |
|----------------------------|-----------|------|------|---------|-------|-------|-------------|--|--|
| Dimensi | on Limits | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Number of Pins | n | | 14 | | | 14 | | | |
| Pitch | р | | .100 | | | 2.54 | | | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 | | |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 | | |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | | |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 | | |
| Overall Length | D | .740 | .750 | .760 | 18.80 | 19.05 | 19.30 | | |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 | | |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 | | |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 | | |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 | | |
| Overall Row Spacing | § eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 | | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | | |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 | | |

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



| | Units | | INCHES* | | MILLIMETERS | | 3 |
|--------------------------|--------|------|---------|------|-------------|------|------|
| Dimension | Limits | MIN | MOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 14 | | | 14 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .053 | .061 | .069 | 1.35 | 1.55 | 1.75 |
| Molded Package Thickness | A2 | .052 | .056 | .061 | 1.32 | 1.42 | 1.55 |
| Standoff § | A1 | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Overall Width | Е | .228 | .236 | .244 | 5.79 | 5.99 | 6.20 |
| Molded Package Width | E1 | .150 | .154 | .157 | 3.81 | 3.90 | 3.99 |
| Overall Length | D | .337 | .342 | .347 | 8.56 | 8.69 | 8.81 |
| Chamfer Distance | h | .010 | .015 | .020 | 0.25 | 0.38 | 0.51 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .008 | .009 | .010 | 0.20 | 0.23 | 0.25 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



| | Units | s INCHES | | | MILLIMETERS* | | |
|--------------------------|----------|----------|------|------|--------------|------|------|
| Dimensio | n Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 14 | | | 14 | |
| Pitch | р | | .026 | | | 0.65 | |
| Overall Height | Α | | | .043 | | | 1.10 |
| Molded Package Thickness | A2 | .033 | .035 | .037 | 0.85 | 0.90 | 0.95 |
| Standoff § | A1 | .002 | .004 | .006 | 0.05 | 0.10 | 0.15 |
| Overall Width | Е | .246 | .251 | .256 | 6.25 | 6.38 | 6.50 |
| Molded Package Width | E1 | .169 | .173 | .177 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | .193 | .197 | .201 | 4.90 | 5.00 | 5.10 |
| Foot Length | L | .020 | .024 | .028 | 0.50 | 0.60 | 0.70 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .004 | .006 | .008 | 0.09 | 0.15 | 0.20 |
| Lead Width | B1 | .007 | .010 | .012 | 0.19 | 0.25 | 0.30 |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 |

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.005" (0.127mm) per side. JEDEC Equivalent: MO-153 Drawing No. C04-087

^{*} Controlling Parameter § Significant Characteristic

MCP4921/4922

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | <u>X</u> | <u>/XX</u> | Ex | amples: | |
|--------------------|--|--|----------|--|---|
| Device | Temperature Range | Package | a) | MCP4921T-E/SN: | Tape and Reel Extended Temperature, 8LD SOIC package. |
| Device: | MCP4921: MCP4921T: MCP4922: MCP4922T: | 12-Bit DAC with SPI Interface 12-Bit DAC with SPI Interface (Tape and Reel) (SOIC, MSOP) 12-Bit DAC with SPI Interface 12-Bit DAC with SPI Interface | b) c) d) | MCP4921T-E/MS: MCP4921-E/SN: MCP4921-E/MS: | Tape and Reel Extended Temperature, 8LD MSOP package. Extended Temperature, 8LD SOIC package. Extended Temperature, 8LD MSOP package. |
| Temperature Range: | E = -40°C | (Tape and Reel) (SOIC, MSOP) | a) | MCP4921-E/P: MCP4922T-E/SL: | Extended Temperature, 8LD PDIP package. Tape and Reel Extended Temperature, |
| Package: | P = Plastic SN = Plastic | MSOP, 8-lead DIP (300 mil Body), 8-lead, 14-lead SOIC, (150 mil Body), 8-lead SOIC (150 mil Body), 14-lead | b) | MCP4922T-E/ST: MCP4922-E/P: | 14LD SOIC package. Tape and Reel Extended Temperature, 14LD TSSOP package. Extended Temperature, |
| | | TSSOP (4.4mm Body), 14-lead | d) e) | MCP4922-E/SL: MCP4922-E/ST: | 14LD PDIP package. Extended Temperature, 14LD SOIC package. Extended Temperature, 14LD TSSOP package. |

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

MCP4921/4922

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: 480-792-7627 Web Address: www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334

Tel: 248-538-2250 Fax: 248-538-2260 **Kokomo**

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District

Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde

Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark

Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands

Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399

Fax: 31-416-690340 United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham

Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

<u>MCP4921-E/SN MCP4921-E/MS MCP4922-E/SL MCP4922-E/ST MCP4922-E/P MCP4922T-E/ST MCP4922T-E/SL MCP4921T-E/SN MCP4921T-E/MS MCP4921-E/P MCP4922-E/SLVAO MCP4922T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MCP492T-E/STVAO MC</u>